CBCS Scheme

	/	٦-	15CS32
USN			
UD:			m 2018

Third Semester B.E. Degree Examination, Dec.2017/Jan.2018 Analog and Digital Electronics (ADE)

Max. Marks: 80 Time: 3 hrs.

Note: Answer any FIVE full questions, choosing one full question from each module.

Module-1

- (08 Marks) Explain the operation and characteristics of N-channel JFET.
 - With block diagram, explain the operation of a Astable multivibrator using IC 555.

(08 Marks)

OR

- (06 Marks) With circuit diagram, explain the operation of a Relaxation oscillator. 2
 - Fig. Q2(b), shows a Biasing configuration using DEMOSFET given that the saturation drain b. current is 8mA and the pinch off voltage is -2V.




Fig. Q2(b)

Determine the value of gate source voltage drain current of drain source voltage. (06 Marks) (04 Marks) Write the advantages of MOSFET over JFET.

Module-2

Give the simplest logic circuit for following logic equation where d represents don't care 3 condition for following locations: (06 Marks)

 $F(A, B, C, D) = \sum_{i=1}^{n} m(7) + d(10, 11, 12, 13, 14, 15).$

Simplify the following Boolean function by using Quine - McClusky method. (10 Marks) $F(A, B, C, D) = \sum_{m} m(0, 2, 3, 6, 7, 8, 10, 12, 13).$

OR

- (08 Marks) What are Hazards? Explain the types of Hazards and it covers. (04 Marks)
 - Discuss Briefly an HDL Implementation models. b.

(04 Marks) Explain the concept of Duality in Digital circuits.

Module-3 What is multiplexer? Design a 32:1 multiplexer using 16:1 MUX and one 2:1 multiplexer. (05 Marks) b. Show how using a 3 to 8 Decoder and multi input OR Gates following Boolean Expressions can be realized simultaneously. (06 Marks) $F(A, B, C) = \sum m (0, 4, 6)$ $F(A, B, C) = \sum m(1, 2, 3, 7)$ $F(A, B, C) = \sum_{i=1}^{n} (0, 5)$ c. Show how two 1 to 16 DEMUX can be connected to get 1 to 32 DEMUX. (05 Marks) OR a. Explain parity Generators and checkers using suitable examples. 6 (05 Marks) What is Magnitude Comparator? Explain 1 bit magnitude comparator. (05 Marks) What is PLA? Design seven segment Display using PLA. (06 Marks) Module-4 a. Explain 4 bit serial in parallel out register. (04 Marks) b. Explain a 3 bit binary Ripple up counter. Give the block diagram, truth table and output waveforms. (06 Marks) c. Explain the working of JK master slave Flip Flop along with implementation using NAND Gates (06 Marks) OR Design synchronous MOD – 6 counter with truth table and state diagram. 8 (06 Marks) b. What is universal shift Register? Explain any one application of universal shift register with block diagram and truth table. (06 Marks) c. Write the comparison between Synchronous and Asynchronous counter. (04 Marks) Module-5 a. Explain 5 bit Resistive divider with diagram. (06 Marks) Explain with neat diagram the working principle of Digital clock. (05 Marks) c. Explain the terms Accuracy and Resolution for D/A converter. (05 Marks)

OR

a. Explain with Block diagram the operation of successive approximation converter.
b. Explain counter type A/D converter with diagram.
(08 Marks)

* * * * *